

Prospective external Experts: (i) Dr. Imon Mondal, IITK (ii) Prof. Sachin Patkar, IITB, (iii) Dr. Anand Bulusu, IITR (iv) Dr. H. S. Jatana, SCL (v) Dr. Subhakumar Reddy A., VEDA-IIT; (vi) Industry support- VLSI System Design Corp.

Contents of Modules of VLSI Chip Design Hands on using open source EDA

S.No.	Module Name	Topics
1.	VLSI design, SoC Design	Generic digital design flow, hierarchical design representation, Platform based SoC design
2.	Floorplanning & timing analysis	Floorplanning and pre layout timing analysis [OpenSTA]
3.	Placement, Clock tree synthesis	Partitioning, iterative placement, analytical placement, Wire-length estimation; Clock tree synthesis [MAGIC tool]
4.	Global routing, Detailed routing	Maze routing, line probe algorithms; Left edge, dog-leg, algorithms; Signal integrity, DRC, LVS, ECO; post layout STA [Orouter, MAGIC tool]
5.	Analog and Mixed Signal Circuits: Specifications, Design, Layout & GDS	Important aspects, particular to Analog IC design Flow; Introduction and distinctions between discrete time and continuous time designs; Design of OPAMP, and multi-stage OPAMPs. frequency compensations, noise and non-linearity in a multi-stage OPAMP; Switched capacitor Circuits

Varangal

Principal Coordinator - Academy	Co- Principal Coordinator - Academy	Participating Academies and Local Coordinator Details	
Dr. Gaurav Trivedi trivedi@iitg.ernet.in M: 9435582802 IIT Guwahati	Dr. C. Periasamy cpsamy.ece@mnit.ac.in M: 954 965 4235 MNIT Jaipur	IIT Guwahati - Dr. Gaurav Trivedi trivedi@iitg.ernet.in M: +91-9435582802 IIITDM Jabalpur - Prof V. K. GUPTA vkgupta@jiitdmj.ac.in L: 0761-2794413 M: 9425800334 MNIT Jaipur- Dr. Chitrakant Sahu / Dr. Menka Yadav chitrakant.ece@mnit.ac.in M: 954 965 5371 NIT Patna - Dr. Sangeeta Singh sangeeta.singh@nitp.ac.in M: 9479646111 Mr. Pankaj Kumar pankajjha@nitp.ac.in M: 7004727085	
		IIT Roorkee- Prof. Sanjeev Manhas eict@iitr.ac.in M: 7078627392, 01332-286457	
		NIT Warangal - Dr. Patri Srihari Rao patri@nitw.ac.in M: 833 2969 357	